


12 →



END TO END  
FORWARDING ARCHITECTURE  
(EEFA)

FIG. 1A




FIG. 1B




FIG. 2




FIG. 3





FIG. 4



INGRESS MEMORY 20

PACKET D (MULTICAST)

3	6	100	50K	3L	5
---	---	-----	-----	----	---

SOURCE INGRESS FORWARD. EGRESS LENGTH COS  
PORT # FLOW ID LABEL


FROM SOURCE PORT #3

FORWARD LABEL = PORTS 6,7,9,12


TOTAL PACKETS	TOTAL LENGTH	ORDERED QUEUE
1	3L	3L

INGRESS QUEUE #6

INGRESS TRAFFIC MANAGER 16



TO DESTINATION PORT 9



EGRESS TRAFFIC MANAGER 28

FIG. 6





FIG. 7






FIG. 8




FIG. 9




FIG. 10